

Novel InSb-based Quantum Well Transistors for Ultra-High Speed, Low Power Logic Applications

Suman Datta and Robert Chau
Intel Corporation, USA

In collaboration with
QinetiQ, Malvern Technology Center, UK

Contact Information: Robert.S.Chau@intel.com

QinetiQ Team

T. Ashley, A. R. Barnes, L. Buckle, A. B. Dean, M. T. Emeny, M. Fearn, D. G. Hayes, K. P. Hilton, R. Jefferies, T. Martin, K. J. Nash, T. J. Phillips, W. H. A. Tang and P. J. Wilding

QinetiQ, Malvern Technology Center, St. Andrews Road, Malvern, WR14 3PS, UK

Outline


- **Introduction**
- **InSb as High Mobility Channel Material**
- **InSb Materials Growth and Results**
- **InSb QW Transistor Fabrication**
- **Device Characterization and Results**
- **Benchmarking of InSb based Transistors to Silicon based Transistors for Logic Applications**
- **Conclusions**

Channel Material Properties at 295K

	Si	GaAs	In _{.53} Ga _{.47} As	InAs	InSb
Electron Mobility (cm ² V ⁻¹ s ⁻¹) n _s =1x10 ¹² /cm ²	600	4,600	7,800	20,000	30,000
Electron Saturation Velocity (10 ⁷ cm/s)	1.0	1.2	0.8	3.5	5.0
Ballistic Mean Free Path (nm)	28	80	106	194	226
Energy Band-gap	1.12	1.42	0.72	0.36	0.18

- **InSb shows the highest room temperature mobility, but also the lowest energy band-gap**


InSb Quantum Well Transistor and Multi-layer Epitaxial Structure



Layer	Material	Thickness (nm)
Top Barrier	$\text{Al}_x\text{In}_{1-x}\text{Sb}$	15-45
Doping	Te	-
Spacer	$\text{Al}_x\text{In}_{1-x}\text{Sb}$	5
Channel	InSb	20
Metamorphic Buffer	$\text{Al}_y\text{In}_{1-y}\text{Sb}$	3,000
Substrate	GaAs	


- Carriers are confined within the InSb quantum well for transport
- InSb is embedded in a matrix of higher band-gap material, $\text{Al}_x\text{In}_{1-x}\text{Sb}$, to reduce leakage

Hall Mobility of Doped versus Modulation Doped InSb Channel




- Thicker buffer layer improves InSb QW mobility
- Modulation doping with $\text{Al}_{0.15}\text{In}_{0.85}\text{Sb}$ barrier layer improves mobility only at low carrier densities.

Schrödinger Poisson Simulation of Carrier Confinement in QW





- Higher conduction band offset barrier results in increased confinement of electrons within the InSb QW at high carrier densities.

Hall Mobility of Modulation Doped InSb Quantum Well




- Room temperature InSb QW mobility over $30,000 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ is achieved with 30% Al barrier at $n_s = 1.3 \times 10^{12} \text{ cm}^{-2}$!

InSb QW Transistor Fabrication




- A two gate finger InSb QW transistor ($LG=200\text{nm}$) fabricated with gate air-bridge using mesa isolation
- DC output characteristics show breakdown voltage above 1.2V

InSb QW Transistor DC Characteristics




- Peak gm of 900 $\mu\text{S}/\mu\text{m}$ is obtained with 200nm L_G devices
- Schottky gate leakage limits the off-state leakage current

InSb QW Transistor High Frequency Characteristics




- Unity gain cut-off frequency, $f_T \sim 150\text{GHz}$ is achieved with 200nm LG InSb QW transistor
- This corresponds to intrinsic gate delay (CV/I) of 1ps.

Performance and active Power Trade-off



- InSb QW transistors provide equivalent high frequency performance as state-of-the-art Si transistors with 10X lower active power dissipation.

Gate Delay vs Gate Length



- InSb QW transistors provide 5X improvement in intrinsic gate delay over Si transistors at similar L_G
- Scalability of InSb QW transistors still remain to be demonstrated

Conclusions

- Room temperature mobility of $30,000 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ has been achieved with InSb quantum well.
- InSb QW transistors are demonstrated to operate in depletion mode at $0.5\text{V } V_{\text{DS}}$ ($0.5\text{V } V_{\text{GS}}$ swing), with an Ion-Ioff ratio ~ 80 and $f\text{T} \sim 150 \text{ GHz}$
- InSb QW transistors ($L_{\text{G}} = 200\text{nm}$) show equivalent high frequency performance as Si transistors ($L_{\text{G}} = 80\text{nm}$) with 10X lower active power dissipation
- Schottky gate leakage sets the Ioff limit for the InSb QW transistors
- Future InSb-based transistors will require a) high-K dielectrics to reduce L_{G} and b) enhancement mode operation to reduce I_{OFF} for potential applications in ultra high speed, low power logic applications.