

# **Tri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout**


**B.Doyle, J.Kavalieros, T. Linton, R.Rios  
B.Boyanov, S.Datta, M. Doczy, S.Hareland, B. Jin,  
R.Chau**

**Logic Technology Development  
Intel Corporation**


# Outline of Presentation

- **Introduction**
  - **Different Depleted Substrate Transistor (DST) Architectures**
- **Experimental Results**
- **Computer Simulation Results**
  - **Dimensional Analysis**
  - **Importance of Corner Effects**
- **Tri-Gate Layout Analysis**
- **Summary**


# Transistor Architectures



Single-Gate  
Planar





Double-gate (e.g. FINFET)  
Non-Planar



Tri-gate  
Non-Planar



# Tri-gate Transistor





**Body controlled on three sides by adjacent gates  
-> Excellent electrostatic control of body**

# Experimental Tri-Gate Process

- Starting Si thickness = 50nm
- BOX thickness ~ 200nm
- Well implants
- N<sub>2</sub>O sacrificial oxidation
- Physical Tox = 1.5nm
- Poly thickness = 100nm
- Raised source-drain
- Nickel salicide





# 60nm NMOS Tri-Gate Transistors



- $I_{dsat} = 1.23\text{mA}/\mu\text{m}$  and  $I_{off} = 40\text{nA}/\mu\text{m}$  at  $V_{cc} = 1.3\text{V}$
- Subthreshold slope =  $72\text{mV}/\text{decade}$
- DIBL (Drain Induced Barrier Lowering) =  $35\text{mV}/\text{V}$

# 60nm pMOS Tri-Gate Transistors




- $I_{dsat} = 520 \mu A/\mu m$  and  $I_{off} = 24 nA/\mu m$  at  $V_{cc} = 1.3V$
- Subthreshold slope =  $69.5 mV/decade$
- DIBL (Drain Induced Barrier Lowering) =  $48 mV/V$

# Understanding Tri-Gate Behavior

- **Device simulator**
  - Full 3D single-carrier solution using DESSIS device simulator
  - Hansch quantum correction model applied
  - Intel 2.2 Ghz Xeon processor takes about 1 minute/bias point for an 18000 node mesh
- **Simulated structures**
  - $L_g=60$  nm /  $H_{Si}=60$  nm /  $W_{Si}=60$  nm
  - $L_g=30$  nm /  $H_{Si}=30$  nm /  $W_{Si}=30$  nm
  - Electrical Tox varies from 22 to 34 A
- - Corner radius varied from 0 (right-angle) to 16 nm
  - Adjusted doping adjusted to get  $I_{off} \sim 100$  nA/ $\mu$ m




# Simulation of $L_g=H_{Si}=W_{Si}=60\text{nm}$




Tri-Gate device shows full depletion effects

# Simulation of $L_g = H_{Si} = W_{Si} = 30\text{nm}$



$L_g = W_{Si} = W_{Si} = 30\text{nm}$  device shows excellent electrostatics

# Body Scaling Vs DST Architecture



Tri-Gate body size more relaxed than single-gate or Double-Gate


# Tri-Gate Device Understanding

- TCAD simulations partitioned into 3 distinct regions:


**Corners**

**Top channel**

**Sidewall channel**




# Components of Current




Corner device shows much improved S/S & DIBL over non-corner devices because of proximity of adjacent gates

# Components of Current



- Corner device dominates at low  $V_g$ 's
- Non-Corner device (top & side) dominates at high  $V_g$ 's

# Physics of Corner Device




$R=8\text{nm}$

$V_g=0.5\text{V}$ ,  $V_d=1.0\text{V}$

Cut at midpoint  
along channel

**Proximity of the two gates at the corner give the nearly-ideal characteristics of the corner device, and the high current density**



# Physics of Tri-Gate Device



- All 3 gates control the depletion regions in the Tri-Gate device to make the Si body fully depleted





# Importance of Corner Profile



R is the radius of curvature of the corner


Corner profile affects the sub-threshold characteristics of the corner device

# Layout Implications: Fabricating Different Widths




To meet different required widths for transistors, multi-Tri-Gate fins are required. What are the layout width implications?

# Layout Considerations



**Planar Transistor**



**Tri-Gate Transistor**


For a given pitch, total current per unit layout-width of the Tri-gate transistor has only 0.60X the channel width of the standard transistor

- *Need to use spacer-litho technique to double the # of fins for a given pitch to increase total current*

(R.Chau et al., SSDM, Nagoya, Japan, Sept. ,2002)

(C-M Hu et al., IEEE Trans EI Dev.,Vol. 49, pp. 436-441, 2002)

# Spacer-Defined Fins



Litho-defined Fins

Oxide blocks to define spacer-masks for forming Si fins

For the same pitch, # of spacer-defined fins doubles that of litho-defined fins

- Use of spacer-litho technique enables the Tri-gate transistor to have 20% more total current per unit layout-width than the standard planar transistor

# Conclusions

- **Tri-Gate transistors have been fabricated and achieve excellent drive current with near-ideal DIBL, S/S.**
- **Tri-Gate corners are responsible for the excellent sub-threshold slope, DIBL characteristics, as well as relaxing the body dimensions compared to double-gate devices.**
- **In addition to the corners, the top-gate and sidewall channel regions are important in achieving optimal device performance.**
- **Layout analysis shows Tri-Gate achieves 20% higher total current per unit layout area than standard planar devices.**